The superscalar architecture of the MC68060

by: J Circello, G Edgington, D Mccarthy, J Gay, D Schimke, S Sullivan, R Duerden, C Hinds, D Marquette, L Sood, A Couch, D Chow

Micro, IEEE, Vol. 15, No. 2. (1995), pp. 10-21.

View FullText article

DOI, IEEE Explore

Reviews [Write a review of this article]

There are no reviews of this article

Find related articles from these CiteULike users

admash

Find related articles with these CiteULike tags

68000, architecture, mc68060, superscalar

Abstract

As the newest member of the 68000 microprocessor family, the MC68060 microprocessor offers a cost-effective, power-thrifty solution for high-performance embedded processing applications. This article focuses on its microarchitectural features, such as superscalar pipeline implementation, that enable it to achieve its high-performance objectives while maintaining 68000 user-code compatability. Running at 50 and 66 MHz, the first 3.3V implementations achieve 103 Dhrystone MIPS performance at 66 MHz

@article{citeulike:2948706, abstract = {As the newest member of the 68000 microprocessor family, the MC68060 microprocessor offers a cost-effective, power-thrifty solution for high-performance embedded processing applications. This article focuses on its microarchitectural features, such as superscalar pipeline implementation, that enable it to achieve its high-performance objectives while maintaining 68000 user-code compatability. Running at 50 and 66 MHz, the first 3.3V implementations achieve 103 Dhrystone MIPS performance at 66 MHz}, author = {Circello, J. and Edgington, G. and Mccarthy, D. and Gay, J. and Schimke, D. and Sullivan, S. and Duerden, R. and Hinds, C. and Marquette, D. and Sood, L. and Couch, A. and Chow, D. }, booktitle = {Micro, IEEE}, citeulike-article-id = {2948706}, doi = {http://dx.doi.org/10.1109/40.372345}, journal = {Micro, IEEE}, keywords = {68000, architecture, mc68060, superscalar}, number = {2}, pages = {10--21}, posted-at = {2008-07-01 16:56:32}, priority = {2}, title = {The superscalar architecture of the MC68060}, url = {http://dx.doi.org/10.1109/40.372345}, volume = {15}, year = {1995} }

RIS record

TY - JOUR ID - citeulike:2948706 L3 - citeulike-article-id:2948706 TI - The superscalar architecture of the MC68060 T2 - Micro, IEEE JF - Micro, IEEE VL - 15 IS - 2 SP - 10 EP - 21 N2 - As the newest member of the 68000 microprocessor family, the MC68060 microprocessor offers a cost-effective, power-thrifty solution for high-performance embedded processing applications. This article focuses on its microarchitectural features, such as superscalar pipeline implementation, that enable it to achieve its high-performance objectives while maintaining 68000 user-code compatability. Running at 50 and 66 MHz, the first 3.3V implementations achieve 103 Dhrystone MIPS performance at 66 MHz KW - 68000 KW - architecture KW - mc68060 KW - superscalar AU - Circello, J AU - Edgington, G AU - Mccarthy, D AU - Gay, J AU - Schimke, D AU - Sullivan, S AU - Duerden, R AU - Hinds, C AU - Marquette, D AU - Sood, L AU - Couch, A AU - Chow, D PY - 1995/// UR - http://dx.doi.org/10.1109/40.372345 ER -

RIS BibTeX